Skip to content
SIMD realization matrix

T1 masking gaps G6/G1/G2: mask_set_range, the u8 family, the ordered u64 family on all six realizations #15

Sign in to view logs

T1 masking gaps G6/G1/G2: mask_set_range, the u8 family, the ordered u64 family on all six realizations

T1 masking gaps G6/G1/G2: mask_set_range, the u8 family, the ordered u64 family on all six realizations #15

Run time

Learn about OS pricing on GitHub Actions
Job Run time
realization/avx2 × x86_64
1m 44s
realization/wasm + scalar × wasm32
1m 43s
realization/nightly × x86_64
1m 40s
realization/neon × aarch64
2m 15s
realization/avx512 × x86_64
1m 23s
8m 45s