Skip to content

Enable D4XX frame-sync updates, ISX031 exposure controls/fixes, and supporting documentation refresh - #54

Merged
khaiwenng merged 6 commits into
intel:mainfrom
vunnyso:vs-external-port-20260910
Sep 10, 2026
Merged

khaiwenng merged 6 commits into
intel:mainfrom
vunnyso:vs-external-port-20260910

Conversation

@vunnyso

@vunnyso vunnyso commented Sep 10, 2026

Copy link
Copy Markdown
Contributor

Description of changes

  1. Add ISX031 auto/manual exposure controls
  2. Fix ISX031 multi-byte register endianness handling
  3. Add D4XX frame-sync MFP1 configuration for RGB sync input
  4. Document kernel dependency expectations for ACPI kernelspace flow
  5. Refresh validated sensor symbols/status in project documentation
  6. Apply minor D4XX documentation table fixes

khaiwenng and others added 6 commits September 10, 2026 15:45
RGB is using MFP1 as frame sync input.

Signed-off-by: Khai Wen, Ng <khai.wen.ng@intel.com>
Fix table structure.

Signed-off-by: Khai Wen, Ng <khai.wen.ng@intel.com>
Update the sensor list to match current supported configuration.

Signed-off-by: Khai Wen, Ng <khai.wen.ng@intel.com>
SSDT ASL method has dependency on I2C_ATR module.
Add the section to specify the need to rebuild kernel
if the kernel module is missing.

Signed-off-by: Khai Wen, Ng <khai.wen.ng@intel.com>
Expose V4L2 controls to switch between automatic and manual exposure on
ISX031 and to program the manual exposure time.

- add V4L2_CID_EXPOSURE_AUTO to select AEMODE (auto vs. FULL_ME)
- add V4L2_CID_EXPOSURE to program the shutter value (SP1 + SP2) in
  microseconds when in manual mode
- activate/deactivate the exposure control based on the selected AE
  mode and reject AEMODE changes while streaming
- read AEMODE and SHTVAL back from the sensor so cached V4L2 values
  reflect the hardware state

Signed-off-by: Sodhi, Vunny <vunny.sodhi@intel.com>
The isx031_write_reg() and isx031_read_reg() helpers serialized
multi-byte values in big-endian order, but the ISX031 sensor uses
little-endian layout for its multi-byte registers (LSB at the lower
address). This is confirmed by the D3 reference driver, which
configures its 16-bit and 32-bit regmaps with
val_format_endian = REGMAP_ENDIAN_LITTLE, and by this driver's own
mode init tables (e.g. H size 1920 written as 0x8AAA=0x80,
0x8AAB=0x07).

As a result, every 2- and 4-byte control write reached the sensor
with swapped bytes. The most visible symptom was manual exposure:
writing 120000 us to FME_SHTVAL (0xABEC, 32-bit) landed as
0xC0D40100, which the sensor clamped to its VMAX-extended maximum
of ~266547 us, pinning the frame rate at 3.75 fps regardless of
the requested value. Analog/digital gain and white balance gain
writes were similarly corrupted but produced changes that could be
mistaken for a working path.

Switch the transport helpers to little-endian using
put_unaligned_le32() and get_unaligned_le32(). This fixes exposure,
analog gain, digital gain, WB gains, AE limits, and all multi-byte
readbacks in one place.

Verified on hardware:

  exposure=8000     -> 30.00 fps
  exposure=120000   ->  7.50 fps
  exposure=260000   ->  3.75 fps

Signed-off-by: Sodhi, Vunny <vunny.sodhi@intel.com>
@khaiwenng
khaiwenng merged commit 64b666b into intel:main Sep 10, 2026
7 checks passed
stanleyintel pushed a commit to stanleyintel/Intel-MIPI-CSI-Camera-Reference-Driver_upstream that referenced this pull request Sep 17, 2026
Update the `ipu6-drivers` and `ipu7-drivers`
submodules to their latest commits.

ipu6-drivers$ git log --oneline 71e2e426..504893c3
504893c3b (HEAD, origin/iotg_ipu6) Merge pull request #438 from hao-yao/iotg_ipu6
ff82c4f06 media: ipu6: Invalidate MMU TLB in dma buffers creation
397b1b2e0 Merge pull request #436 from hao-yao/iotg_ipu6
969c0de67 workflows: Enable style checking for new PRs
3b085da13 (tag: 20260406_1900_297) Merge pull request #433 from hao-yao/iotg_ipu6
f85f0163e IPU7 release for iot on 2026-04-03
5851492e4 (tag: 20260303_2000_789) Merge pull request #430 from hao-yao/iotg_ipu6
61e7ff190 IPU6 release for iot kernel v6.18 on 2026-03-20
3a8c0cd8c Merge pull request #420 from 123456987789/pengpenghe/fix-cov-issue
39d23c62b drivers/platform/intel: Fix implicit type conversion
27b819aa5 Merge pull request #416 from linya14x/iotg_ipu6
dd0d9f9b0 Update lt6911gxd sensor driver to fix timeout issue after S3
c8029a676 Merge pull request #410 from hao-yao/iotg_ipu6
341fa127a Add the missing patch for kernel v6.12
06d46bc3d (tag: 20251226_1140_191_PTL_PV_IoT) Merge pull request #408 from hao-yao/iotg_ipu6
eae4164f9 IPU6 & PTL release for iot on 2025-12-30

ipu7-drivers$ git log --oneline 57304c28..44bbc2de
44bbc2d (HEAD, tag: 20260406_1900_297, origin/main, origin/HEAD, main) Merge pull request #61 from hao-yao/main
c1daa98 IPU7 release for iot on 2026-04-03
e466da1 (tag: 20260327_1, tag: 20260327) Merge pull request intel#56 from avinashiitk/ipu7_patch_kernel_17_7_0
e7a2e59 Add IPU7 patches for kernel version 6.17.0
396739a Merge pull request intel#54 from serinyeh/pr_ipu7_fit_diff_kernel
128cded Add conditions for IPU7 to build necessary modules
a88b190 (tag: 20260129_1800_11) Merge pull request intel#48 from hao-yao/main
d79fa63 Fix dkms build targets
591e3c9 Release for CCG kernel v6.18.3 on 2026-02-04

Signed-off-by: Sodhi, Vunny <vunny.sodhi@intel.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants