Skip to content
View logicbyvini's full-sized avatar
0 followers · 1 following

Block or report logicbyvini

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. advanced-digital-logic-lib advanced-digital-logic-lib Public

    SystemVerilog ASIC Portfolio: RISC-V SoC Integration, UVM Verification, AI Accelerators & DSP. Full Flow from RTL to GDSII (Cadence).

    3

  2. Projeto_Sistemas_Embarcados Projeto_Sistemas_Embarcados Public

    Forked from Hajime-DF/Projeto_Sistemas_Embarcados

    Repositório da disciplina Sistemas Operacionais Embarcados, do curso de Engenharia Eletrônica da UnB, campus Gama. | Repository for the discipline Embedded Operational Systems, from the Electronic …