Vulkan rt - #424

Merged

tinebp merged 31 commits into

masterfrom

vulkan-rt

Oct 4, 2026

Commits on Oct 3, 2026

simx: resume RTU traversal after any-hit and intersection verdicts

blaisetine
and
claude
committed
f155676
kernel: pin WGATHER to the warp-gather registers; add diverge_loop test

blaisetine
and
claude
committed
991a8a5
rtu: resume RTL traversal after any-hit and intersection verdicts

blaisetine
and
claude
committed
47a98b7
simx: WGATHER writes every lane of the warp

blaisetine
and
claude
committed
dd1188c
raytrace.h: value-initialize the BVH builder's child array

blaisetine
and
claude
committed
43ec716
rtu: require a full-warp ALU for the WGATHER'd trace config

blaisetine
and
claude
committed
2391b06
rtu: reject only degenerate triangles, not small ones

blaisetine
and
claude
committed
8ba2724
rtu: stage instance ids and the object ray for instanced candidates

blaisetine
and
claude
committed
3118776
rtu: match lavapipe's ray/primitive intersection exactly

blaisetine
and
claude
committed
3da2d0c
rtu: report hit facing and pick lavapipe's hit among near-equal ones

blaisetine
and
claude
committed
69299a2
rtu: SimX ray log and an RTL-vs-SimX ray replay harness

blaisetine
and
claude
committed
148baa2
rtu: RTL tri/box PEs match SimX's intersection tests bit for bit

blaisetine
and
claude
committed
36e11c0
rt_replay: flush mismatches per batch; document the rtlsim stall-timeout define

blaisetine
and
claude
committed
ce14729
rtu: RTL near-tie oracle picks the hit lavapipe keeps, as SimX does

blaisetine
and
claude
committed
a886131
rtu: pipeline the near-tie window bound and the oracle for 200 MHz

blaisetine
and
claude
committed
9c9c6c3
rtu: RTL short-stack overflow never loses a hit

blaisetine
and
claude
committed
85c24f6
rtu: instances carry lavapipe's world->object matrix; no inverse anywhere

blaisetine
and
claude
committed
a2fa139
rtu: a SimX lane without a hit reports t_max and its world ray, as the RTL

blaisetine
and
claude
committed
92925ba
simx: ray log snapshots the whole scene image, not just the lines SimX read

blaisetine
and
claude
committed
e7b6f1f
rtu: remove the near-tie visit-order oracle

blaisetine
and
claude
committed
dacdb9b
rtu: commit the nearest hit; on equal t the first one found stays

blaisetine
and
claude
committed
7f4edff
rtu: fp32 watertight triangle test

blaisetine
and
claude
committed
d76bee1
rtu: cull boxes against the ray interval; one-add box decode

blaisetine
and
claude
committed
05ac466
rtu: instance transform as FMA chains

blaisetine
and
claude
committed
6a7d4d8
fpu: vendor FMA maps FMUL to a*b + -0, not a*b + +0

blaisetine
and
claude
committed
7c6e037
aved: clock the kernel at the rate its image was timed for

blaisetine
and
claude
committed
98058d3

Commits on Oct 4, 2026

runtime: stage device transfers through a bounded host buffer

blaisetine
and
claude
committed
642420e
runtime: a failed queued command fails the commands behind it

blaisetine
and
claude
committed
6d81dad
aved: keep the CP staging aperture out of device memory

blaisetine
and
claude
committed
31a3832
tex: weight bilinear taps by f/256, rounded, per Vulkan texel filtering

blaisetine
and
claude
committed
f70cff0
vxbin: read kernel entries from readelf columns, not a decimal-size pattern

blaisetine
and
claude
committed
833a108

Navigation Menu

Vulkan rt - #424

Vulkan rt#424
tinebp merged 31 commits into
masterfrom
vulkan-rt

Commits on Oct 3, 2026

simx: resume RTU traversal after any-hit and intersection verdicts

kernel: pin WGATHER to the warp-gather registers; add diverge_loop test

rtu: resume RTL traversal after any-hit and intersection verdicts

simx: WGATHER writes every lane of the warp

raytrace.h: value-initialize the BVH builder's child array

rtu: require a full-warp ALU for the WGATHER'd trace config

rtu: reject only degenerate triangles, not small ones

rtu: stage instance ids and the object ray for instanced candidates

rtu: match lavapipe's ray/primitive intersection exactly

rtu: report hit facing and pick lavapipe's hit among near-equal ones

rtu: SimX ray log and an RTL-vs-SimX ray replay harness

rtu: RTL tri/box PEs match SimX's intersection tests bit for bit

rt_replay: flush mismatches per batch; document the rtlsim stall-timeout define

rtu: RTL near-tie oracle picks the hit lavapipe keeps, as SimX does

rtu: pipeline the near-tie window bound and the oracle for 200 MHz

rtu: RTL short-stack overflow never loses a hit

rtu: instances carry lavapipe's world->object matrix; no inverse anywhere

rtu: a SimX lane without a hit reports t_max and its world ray, as the RTL

simx: ray log snapshots the whole scene image, not just the lines SimX read

rtu: remove the near-tie visit-order oracle

rtu: commit the nearest hit; on equal t the first one found stays

rtu: fp32 watertight triangle test

rtu: cull boxes against the ray interval; one-add box decode

rtu: instance transform as FMA chains

fpu: vendor FMA maps FMUL to ab + -0, not ab + +0

aved: clock the kernel at the rate its image was timed for

Commits on Oct 4, 2026

runtime: stage device transfers through a bounded host buffer

runtime: a failed queued command fails the commands behind it

aved: keep the CP staging aperture out of device memory

tex: weight bilinear taps by f/256, rounded, per Vulkan texel filtering

vxbin: read kernel entries from readelf columns, not a decimal-size pattern