Skip to content

[None][feat] MiniMax-M3 NVFP4 low latency decode megakernel for Rubin (sm_107) TP2 / TP4 / TP8 in modeling_v2 - #20623

Open
peihu-nv wants to merge 54 commits into
NVIDIA:mainfrom
peihu-nv:peihengh/m3-vr-sm107-decode
Open

[None][feat] MiniMax-M3 NVFP4 low latency decode megakernel for Rubin (sm_107) TP2 / TP4 / TP8 in modeling_v2#20623
peihu-nv wants to merge 54 commits into
NVIDIA:mainfrom
peihu-nv:peihengh/m3-vr-sm107-decode

[None][fix] Merge main preserving M3 Rubin CI registrations

646c6f4
Select commit
Loading
Failed to load commit list.
DCO / DCO succeeded Oct 29, 2026 in 1s

DCO

All commits are signed off!

View more details on DCO